Device-Algorithm Co-Optimization for Analog in-Memory Deep Learning

Sangbum Kim Associate professor Department of Materials Science and Engineering Seoul National University

sangbum.kim@snu.ac.kr





SW: 2X growth every 3.5 months

HW: 2X growth every 18 months



40 years of Processor Performance

D. Patterson, NAE Regional Meeting, 2017.

The number of parameters in DL neural network is increasing exponentially.
 O So does the required computing power.

Moore's Law is ending (or already ended): No more processor performance growth.





We need synaptic devices with weight update symmetry and linearity.

Matrix-vector multiplication
using Kirchhoff's law

$$\begin{bmatrix} I_1 \\ I_2 \\ I_3 \end{bmatrix} = \begin{bmatrix} G_{11} & G_{21} & G_{31} \\ G_{12} & G_{22} & G_{32} \\ G_{13} & G_{23} & G_{33} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ V_3 \end{bmatrix}$$

$$= \begin{bmatrix} G_{11}V_1 + G_{21}V_2 + G_{31}V_3 \\ G_{12}V_1 + G_{22}V_2 + G_{32}V_3 \\ G_{13}V_1 + G_{23}V_2 + G_{33}V_3 \end{bmatrix}$$

Back-propagation weigh update operations in one layer ($n \times m$ synapse)

$$\begin{bmatrix} \Delta w_{11} & \cdots & \Delta w_{n1} \\ \vdots & \ddots & \vdots \\ \Delta w_{1m} & \cdots & \Delta w_{nm} \end{bmatrix} = \eta \begin{bmatrix} p_1 \\ \vdots \\ p_n \end{bmatrix} \times \begin{bmatrix} q_1 \\ \vdots \\ q_m \end{bmatrix}$$

Various Challenges at the Synaptic Device Level





371-382, 2020, doi: 10.1038/s41928-020-0435-7.

T. Gokmen et al., Front. Neurosci., 2016.

Various requirements: It is very challenging to meet them all.



Conversion to/from analog

O ADC and DAC consume large area and power.

Naive solution: If you have to share one DAC (ADC) among multiple word lines (bit lines), you lose the massive parallelism. O Weight matrix size ≠ Synaptic array size



Y. Kim et al, "Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators".

Input to the neural network should be split with weight retraining. Or vast number of synapses will be unused.





Material

Device

Circuit

Architecture

Algorithm

Application

□ *Multidisciplinary research* ranging from materials to machine learning applications is required!



Neuromorphic processor development

Device Circuit Architecture Algorithm

Application

Material

Multidisciplinary research ranging from materials to machine learning applications is required!





Can Spiking NN take off?





□ All three key components are currently missing in SNN.

○ Some initial efforts have shown some promises.

Restricted Boltzmann Machine

O Originally developed for ANN



E. Neftci et al., Frontiers in Neuroscience, 2014.

- O It is feasible to map RBM onto the "spike"-based ML because of the following RBM characteristics.
 - Binary neuron output : 1 or 0
 - \rightarrow Similar to spikes
 - Stochastic neuron

 \rightarrow Mitigates resistance instability (noise, drift, temperature dependence) issues in PCM

• Weights are updated by local neuron firing activity (STDP-like update rule)

ightarrow No need to back-propagate the error

 \rightarrow These similarities between RBM and SNN enable *efficient circuit implementation*.

Mapping key operations in RBM to a neuromorphic core



Key operations in the algorithm (RBM)	SNN HW implementation		
Forward propagation	Forward LIF		
Backward propagation	Backward LIF		
Positive Weight update	STDP (positive update)		
Negative weight update	STDP (negative update)		
$V_{1} \qquad V_{2} \qquad V_{3} \qquad V_{4} \qquad V_{5} \qquad V_{5$	Spiking activity on SNN RBM label v_c E. Neftci et al., Frontiers in Neuroscience, 2014. hidden nrs v_d 0.1 0.1 $0.3v_ih_j > data < v_ih_j > da$		

6T-2R for RBM operation with on-chip learning





 $oldsymbol{1}$ In addition to synapses, there are many components required for neuromorphic computing.

PCM weaknesses as a synaptic device



4. Resistance drift

1. One-sided update 2. Non-linear update 3. 1/f noise





Proposed

Neuromorphic array for MNIST demonstration



Fully Si-integrated large PCM array size (692K synaptic cells) with on-chip learning



PCRAM Noise for Neuromorphic Computing





D. Kang et al., "1/f noise in amorphous Sb₂Te₃ for energy-efficient stochastic synapses in neuromorphic computing," Semicond. Sci. Technol., v.36, p.124001, 2021

- 1/f noise of PCRAM devices can improve the efficiency of neuromorphic computing
 - 1/f noise can replace random walk circuits leading to ~60 times better energy efficiency.
 - The optimal amount of noise (standard deviation) is ~1-5 %, which is readily available with nanoscale PCRAM cells.







Material

Device

Circuit

Architecture

Algorithm

Application

Training and inference algorithms for end-toend analog neural network?

Can we build ANN without power-hungry ADC/DAC?



Y. Kim et al, "Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators".

Multidisciplinary research ranging from materials to machine learning applications is required!













J.Kendall et al, ArXiv 2006.01981

Carteria Key components

- (3D) crossbar array
- Antiparallel diode
- Bidirectional amplifier (Si CMOS)
- Current source (Si CMOS)

Major benefits

- End-to-end analog: No ADC/DAC
- Weight update based on locally available information
- Equilibrium Propagation has been recently proposed to enable end-to-end analog neural network.

Fabricated 3D VPRAM and Simulation Results





19 2023-04-07





Multidisciplinary research ranging from materials to machine learning applications is required!





□ IBM has demonstrated capacitor-based synaptic devices in 2018.

- O Near ideal symmetry and linearity.
- O Minimal device-to-device variation
- However, how about retention?





Infinite retention is not required due to on-chip training.
 O However, deeper NN with larger dataset requires longer retention

Proposed solution: Online/offline Weight transfer
 O But, how to transfer weights efficiently?





Using IGZO TFT as an access device, capacitor-based synaptic device can demonstrate

- Not only good linearity and symmetry
- \bigcirc But also long retention time ($\tau = 775$ min)

Zero-shifting / Tiki-Taka algorithms





These training algorithms can compensate for the insufficient linearity and symmetry of synaptic devices

For more details, refer to references on this page.





- Tiki-Taka algorithm (v1 and v2)
 - O Effectively, mitigates the non-ideal properties of synaptic devices
 - Yet, symmetry point needs to be carefully calibrated and stored in a separate array.
- Modified Tiki-Taka algorithm (optimized for capacitor-based synaptic device)
 - O By replacing the symmetry point with resting point, (1) improves the resilience against the retention failures (2) The resting point is stable and can be easily read



Stochastic algorithms such as Restricted Boltzmann Machine can not only mitigate the read noise in synaptic devices but also utilize the read noise to efficiently implement stochastic behavior.

ecture O(1) operation ANN based on 3D PRAM/RRAM can be achieved with equilibrium propagation algorithm which enables end-to-end analog NN.

Modified Tiki-Taka algorithm along with co-optimized synaptic device can efficiently mitigate the linearity and symmetry of synaptic devices.



Demonstration

of production

rates



- because diverse technology development is needed (PRAM, RRAM, Ferroelectric memory, IGZO, 2D material, advanced packaging and etc.)
- Can ROK and USA share the burden of building and maintaining the prototyping facilities?

Acknowledgement







SAMSUNG ADVANCED INSTITUTE OF TECHNOLOGY







	· · ·	
		١.
	V III	(

NIS2030

SK hynix C LG Display